Verification Methodology Manual for Systemverilog (2006)Hardcover - 2006, 28 September 2005

Offers users the first resource guide that combines both the methodology and basics of SystemVerilog

Addresses how all these pieces fit together and how they should be used to verify complex chips rapidly and thoroughly.

Unique in its broad coverage of SystemVerilog, advanced functional verification, and the combination of the two.