This book details timing analysis and optimization techniques for
circuits with level-sensitive memory elements. It contains a linear
programming formulation applicable to the timing analysis of large scale
circuits and includes a delay insertion methodology that improves the
efficiency of clock skew scheduling. Coverage also provides a framework
for and results from implementing timing optimization algorithms in a
parallel computing environment.