Sivarama Dandamudi

(Author)

Hierarchical Scheduling in Parallel and Cluster Systems (2003)Hardcover - 2003, 30 June 2003

Hierarchical Scheduling in Parallel and Cluster Systems (2003)
Qty
1
Turbo
Ships in 2 - 3 days
In Stock
Free Delivery
Cash on Delivery
15 Days
Free Returns
Secure Checkout
Buy More, Save More
Part of Series
Computer Science
Part of Series
Series in Computer Science Series in Computer Science
Part of Series
Series in Computer Science
Print Length
251 pages
Language
English
Publisher
Springer
Date Published
30 Jun 2003
ISBN-10
0306477610
ISBN-13
9780306477614

Description

Multiple processor systems are an important class of parallel systems. Over the years, several architectures have been proposed to build such systems to satisfy the requirements of high performance computing. These architectures span a wide variety of system types. At the low end of the spectrum, we can build a small, shared-memory parallel system with tens of processors. These systems typically use a bus to interconnect the processors and memory. Such systems, for example, are becoming commonplace in high-performance graph- ics workstations. These systems are called uniform memory access (UMA) multiprocessors because they provide uniform access of memory to all pro- cessors. These systems provide a single address space, which is preferred by programmers. This architecture, however, cannot be extended even to medium systems with hundreds of processors due to bus bandwidth limitations. To scale systems to medium range i. e., to hundreds of processors, non-bus interconnection networks have been proposed. These systems, for example, use a multistage dynamic interconnection network. Such systems also provide global, shared memory like the UMA systems. However, they introduce local and remote memories, which lead to non-uniform memory access (NUMA) architecture. Distributed-memory architecture is used for systems with thousands of pro- cessors. These systems differ from the shared-memory architectures in that there is no globally accessible shared memory. Instead, they use message pass- ing to facilitate communication among the processors. As a result, they do not provide single address space.

Product Details

Author:
Sivarama Dandamudi
Book Edition:
2003
Book Format:
Hardcover
Country of Origin:
US
Date Published:
30 June 2003
Dimensions:
22.15 x 17.27 x 2.18 cm
ISBN-10:
0306477610
ISBN-13:
9780306477614
Language:
English
Location:
New York, NY
Pages:
251
Publisher:
Weight:
571.53 gm

Related Categories


Need Help?
+971 6 731 0280
support@gzb.ae

About UsContact UsPayment MethodsFAQsShipping PolicyRefund and ReturnTerms of UsePrivacy PolicyCookie Notice

VisaMastercardCash on Delivery

© 2024 White Lion General Trading LLC. All rights reserved.