José Monteiro

(Author)

Computer-Aided Design Techniques for Low Power Sequential Logic Circuits (1997)Hardcover - 1997, 30 November 1996

Computer-Aided Design Techniques for Low Power Sequential Logic Circuits (1997)
Qty
1
Turbo
Ships in 2 - 3 days
In Stock
Free Delivery
Cash on Delivery
15 Days
Free Returns
Secure Checkout
Buy More, Save More
Part of Series
The Springer International Engineering and Computer Science
Part of Series
Kluwer International Series in Engineering & Computer Science
Part of Series
International Series in Engineering and Computer Science
Part of Series
Recent Economic Thought
Part of Series
Kluwer International Series in Engineering and Computer Scie
Part of Series
Springer International Series in Engineering and Computer Sc
Print Length
181 pages
Language
English
Publisher
Springer
Date Published
30 Nov 1996
ISBN-10
0792398297
ISBN-13
9780792398295

Description

Rapid increases in chip complexity, increasingly faster clocks, and the proliferation of portable devices have combined to make power dissipation an important design parameter. The power consumption of a digital system determines its heat dissipation as well as battery life. For some systems, power has become the most critical design constraint.
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits presents a methodology for low power design. The authors first present a survey of techniques for estimating the average power dissipation of a logic circuit. At the logic level, power dissipation is directly related to average switching activity. A symbolic simulation method that accurately computes the average switching activity in logic circuits is then described. This method is extended to handle sequential logic circuits by modeling correlation in time and by calculating the probabilities of present state lines.
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits then presents a survey of methods to optimize logic circuits for low power dissipation which target reduced switching activity. A method to retime a sequential logic circuit where registers are repositioned such that the overall glitching in the circuit is minimized is also described. The authors then detail a powerful optimization method that is based on selectively precomputing the output logic values of a circuit one clock cycle before they are required, and using the precomputed value to reduce internal switching activity in the succeeding clock cycle.
Presented next is a survey of methods that reduce switching activity in circuits described at the register-transfer and behavioral levels. Also described is a scheduling algorithm that reduces power dissipation by maximising the inactivity period of the modules in a given circuit.
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits concludes with a summary and directions for future research.

Product Details

Authors:
José MonteiroSrinivas Devadas
Book Edition:
1997
Book Format:
Hardcover
Country of Origin:
US
Date Published:
30 November 1996
Dimensions:
23.39 x 15.6 x 1.27 cm
ISBN-10:
0792398297
ISBN-13:
9780792398295
Language:
English
Location:
New York, NY
Pages:
181
Publisher:
Weight:
462.66 gm

Related Categories


Need Help?
+971 6 731 0280
support@gzb.ae

About UsContact UsPayment MethodsFAQsShipping PolicyRefund and ReturnTerms of UsePrivacy PolicyCookie Notice

VisaMastercardCash on Delivery

© 2024 White Lion General Trading LLC. All rights reserved.